

**We Claim:**

1. An interconnect structure having at least two input ports A and B, a plurality of output ports and a message MA at input port A, wherein a decision to inject all or part of message MA into the interconnect structure depends at least in part on the arrival of one or more messages at input port B.
2. An interconnect structure having a plurality of input ports including an input port A and a plurality of output ports including an output port X and all or part of a message MA arriving at input port A, wherein a decision to inject message MA into the interconnect structure is based at least in part on logic associated with output port X.
3. An interconnect structure in accordance with Claim 2, further including an input port B and a message MB at input port B wherein the logic at output port X bases in part the decision to inject message MA into the interconnect structure on information about message MB.
4. An interconnect structure in accordance with Claim 3, wherein messages MA and MB are targeted for output port X.
5. An interconnect structure in accordance with Claim 3 wherein the timing of the injection of MA into the interconnect structure depends at least in part on the arrival of one or more messages at input port B.

1           6.     An interconnect structure S having a plurality of input ports  
2 into the structure and a plurality of output ports from the structure and a  
3 message MP at input port P targeted to an output port O of the interconnect  
4 structure and means for sending a request from input port P to a logic L  
5 associated with output port O, said request asking for input port P to send  
6 message MP to output port O.

7  
8           7.     An interconnect structure comprising a plurality of data input  
9 ports and a plurality of data output ports and means for jointly monitoring  
10 incoming data packets at more than one of the plurality of data input ports.

11  
12           8.     An interconnect structure in accordance with Claim 7, wherein  
13 said monitoring means is associated with one of said plurality of data output  
14 ports which is targeted as an output port by data packets arriving at one or  
15 more of said data input ports.

16  
17           9.     An interconnect structure in accordance with Claim 8, wherein  
18 each of said plurality of data output ports has monitoring means associated  
19 therewith.

20  
21           10.    An interconnect structure in accordance with Claim 9, wherein  
22 said interconnect structure includes a data switch, a request switch and an  
23 answer switch, where the request switch and the answer switch are analogs  
24 of the data switch.

25  
26           11.    An interconnect structure in accordance with Claim 10, wherein  
27 said monitoring means includes said request switch and said answer switch.

1           12. An interconnect structure in accordance with Claim 11, wherein  
2 said monitoring means controls the flow of incoming data packets from said  
3 data input ports to said data switch, whereby overload of said interconnect  
4 structure is prevented.

5

6           13. An interconnect structure in accordance with Claim 12, wherein  
7 said monitoring means allows access to said data switch in response to  
8 quality-of-service parameters included within said incoming data packets.

9

10           14. An interconnect structure in accordance with Claim 13, wherein  
11 said monitoring means ensures that partial incoming data packets are never  
12 discarded, and only low quality-of-service data packets are discarded during  
13 severe overload conditions.

14

15           15. An interconnect structure in accordance with Claim 14, wherein  
16 each data input port includes an input card, said input card including means  
17 for sending request data packets to said request switch to request permission  
18 to transmit data packets to a targeted data output port.

19

20           16. An interconnect structure in accordance with Claim 15, wherein  
21 said answer switch includes means for granting permission to said input card  
22 to transmit a data packet to said data switch.

23

24           17. An interconnect structure N which selectively transfers data  
25 packets from a plurality of data input ports to a data output port Z, including  
26 a logic  $L_Z$ , associated with output port Z which controls the entry into  
27 interconnect structure N of data packets targeted to output port Z.

18. An interconnect structure in accordance with Claim 17, wherein logic L<sub>Z</sub> schedules entry of a data packet into interconnect structure N based on the status of a buffer associated with output port Z.

19. An interconnect structure in accordance with Claim 17, wherein the logic L<sub>Z</sub> schedules the entry of a data packet into interconnect structure N based on the bandwidth of a channel into a buffer associated with output port Z.

20. An interconnect structure in accordance with Claim 17, wherein the logic L<sub>Z</sub> schedules the entry of a data packet into interconnect structure N based on the bandwidth of a channel from output port Z.

21. An interconnect structure in accordance with Claim 18, wherein a logic L<sub>1</sub> associated with a data input port I requests permission of the logic L<sub>Z</sub> associated with output port Z to send a data packet M from input port I through interconnect structure N to output port Z.

22. An interconnect structure in accordance with Claim 21, wherein the logic L<sub>Z</sub> may accept or reject the request to send data packet M through interconnect structure N to output port Z.

23. An interconnect structure in accordance with Claim 22, wherein the logic L<sub>Z</sub> schedules the entry of data packet M into interconnect structure N at a time T in the future.

1           24.    An interconnect structure in accordance with Claim 17, wherein  
2   a sequence S of messages is received at a data input port of interconnect  
3   structure N and logic associated with a targeted data output port of  
4   interconnect structure N schedules a predetermined time for entry of  
5   predetermined members of S to enter input port N.  
6

7           25.    An interconnect structure in accordance with Claim 24, wherein  
8   logic associated with said data input port permutes the sequence S so that  
9   members of S enter interconnect structure N at a time determined by said  
10   logic associated with said targeted data output port.  
11

12           26.    An interconnect structure in accordance with Claim 25, wherein  
13   said sequence permutation is accomplished by sequentially placing data into  
14   a buffer and removing the data in a different sequence.  
15

16           27.    An interconnect structure S including a plurality of input ports  
17   to the interconnect structure and a plurality of output ports from  
18           the interconnect structure with P and Q being input ports to the  
19   structure and means for jointly monitoring the flow of messages into input  
20   ports P and Q.  
21

22           28.    An interconnect structure in accordance with Claim 27 wherein  
23   logic L associated with an output port O of interconnect structure S monitors  
24   messages from both input ports P and Q that are targeted for output port O.  
25

29. An interconnect structure in accordance with Claim 28 wherein the logic L grants permission for a message at input port P to enter the interconnect structure.

30. An interconnect structure in accordance with Claim 28 wherein the logic L denies permission for a message at input port P to enter the interconnect structure.

31. An interconnect structure in accordance with Claim 28 wherein, the logic L examines information concerning a message MP at input port P and information concerning a message MQ at input port Q in order to make a decision to accept or deny permission for MP and MQ to enter the interconnect structure S.

32. An interconnect structure S including a plurality of input ports to the interconnect structure and a plurality of output ports to the interconnect structure and a message MP at an input port P of the interconnect structure with message MP targeted to an output port O of the interconnect structure and apparatus designed to send a request from input port P to logic L associated with output port O with the request being for input port P to send message MP to output port O.

33. An interconnect structure in accordance with Claim 32 wherein the logic L granting or denying permission for input port P to send message MP through the interconnect structure to output port O is based at least in part on information about message MP and information about messages at

1 input ports other than input port P with said messages also targeted for  
2 output port O.

3

4 34. An interconnect structure in accordance with Claim 33 wherein  
5 a request R is sent from input port P to logic L with said request asking  
6 permission to send message MP from input port P to output port O through  
7 interconnect structure S.

8

9 35. An interconnect structure in accordance with Claim 34 wherein  
10 the request is a data packet RP.

11

12 36. An interconnect structure in accordance with Claim 35 wherein  
13 data packet RP is sent from input port P to logic L through interconnect  
14 structure S.

15

16 37. An interconnect structure in accordance with Claim 32 wherein  
17 data packet RP is sent from input port P to logic L through an interconnect  
18 structure T distinct from interconnect structure S.

19

20 38. An interconnect structure in accordance with Claim 35 wherein  
21 data packet RP contains data.

22

23 39. An interconnect structure in accordance with Claim 35 wherein  
24 data packet RP does not contain data.

25

40. An interconnect structure in accordance with Claim 32 wherein said input ports and output ports are connected via a plurality of nodes and interconnect lines.

41. An interconnect structure in accordance with Claim 40 wherein each output port of the interconnect structure has logic L associated therewith.

42. A method for sending a message MA through an interconnect structure, said interconnect structure having at least two input ports A and B, the message MA arriving at input port A, the method comprising the steps of:

monitoring the arrival of one or more messages at input port B; and basing a decision to inject all or part of message MA into the interconnect structure, at least in part on the monitoring of messages arriving at input port B.

43. A method for sending a message MA through an interconnect structure, said interconnect structure having an input port A and a plurality of output ports including an output port X, and all or part of message MA arriving at input port A, the method comprising the steps of:

monitoring logic associated with output port X; and  
basing a decision to inject message MA into the interconnect structure, at least in part on information concerning a message MB targeted for X and entering the interconnect structure at an input other than A



1           44.   A method for sending a data packet through an interconnect  
2 structure having a plurality of data input ports, and a plurality of data output  
3 ports, said method comprising the step of jointly monitoring incoming data  
4 packets at more than one of the plurality of data input ports.

5  
6           45.   A method for selectively transferring data packets through an  
7 interconnect structure N from a plurality of data input ports, to a data output  
8 port Z, the method comprising the step of monitoring a logic  $L_Z$ , associated  
9 with an output port Z to control entry into the interconnect structure N of  
10 data packets targeted to output port Z.

11  
12           46.   A method for sending messages through an interconnect  
13 structure S, said interconnect structure including a plurality of input ports  
14 and a plurality of output ports, with a message MP at input port P targeted to  
15 an output port O, the method comprising the steps of:

16               sending a request from input port P to logic L associated with output  
17 port O, and monitoring logic L to grant or deny the request to send message  
18 MP from input port P to output port O.

19  
20           47.   An interconnect system consisting of a plurality of modules  
21 including the module M and the module N that is an inactive part of the  
22 structure wherein:

23               there is a method of determining if the module M is defective and in  
24 case it is defective, it is automatically exchanged for the module N.

25  
26           48.   An interconnect structure wherein a message segment  $M_1$  of  
27 length  $L_1$  is routed through the structure and a message segment  $M_2$  of

- 1 length  $L_2$  is routed through the structure and  $L_1$  and  $L_2$  are not equal and
- 2 there are interconnect lines reserved for message segments of length  $L_1$  and
- 3 separate interconnect lines reserved for messages of length  $L_2$ .
- 4